Abstract: The discontinuous pulse-width modulation (DPWM) method is well known and has a wide range of applications. This method uses phase values as reference signals. DPWM modulator improves the inverter efficiency and linearity range, while a poor inverter output is experienced at lower modulation indices. Under unbalanced and distorted conditions, online conversion of line-to-line values into phase values is not possible. However, the line-to-line voltages are measurable in any application. The proposed technique is the first scalar method that directly uses line-to-line voltages as reference signals. A modified DPWM method that shows better performance characteristics is introduced for three-phase three-wire two-level voltage source inverters. The proposed method achieves the maximum possible output voltage with an appreciable performance in terms of harmonic distortion and switching losses without injecting a zero-sequence signal. Therefore, the method is referred as implicit zero-sequence DPWM (IZDPWM). IZDPWM was verified under balanced, unbalanced and distorted conditions in both simulation and experimental testes. Simulation and experimental results demonstrate the validity and the performance of the proposed method.
Introduction
Scalar pulse-width modulation (PWM) techniques are getting involved in many voltage-source inverter (VSI) applications because of its simplicity compared to other modulation methods such as selective harmonic elimination and space-vector PWM (SVPWM) [1] [2] [3] . Fig. 1 shows the power circuit of two-level VSI topology. Scalar PWM modulators are two types; continuous and discontinuous. With continuous PWM, modulating signals do not go beyond the carrier signals, and as a result, modulating and carrier waves overlap in every carrier cycle. In discontinuous PWM (DPWM) methods, inverter terminals (a, b, c) are clamped to positive or negative dc-links for specific durations within the fundamental period. These discontinuous switching patterns considerably minimise switching losses and significantly improve the efficiency of the inverter [4] [5] [6] . Therefore DPWM strategies are implemented in a variety of applications such as ac-drives [7] , active filters [8] , matrix converters [9] and high-power converters [10] .
DPWM methods, improve the inverter efficiency at the expense of signal quality specifically at lower modulation indices [11] . However, with some modification on DPWM, implicit zero-sequence DPWM (IZDPWM) that provides good output profile is introduced. IZDPWM may take place in any application where DPWM may exist. In DPWM strategy, phase values are necessary to determine appropriate zero-sequence. The zero-sequence signal is injected to the original references in order to attain the earlier mentioned merits. In contrast; the proposed IZDPWM directly uses line-to-line values and no zero-sequence is considered. Therefore the introduced modulator is said to be an implicit zero-sequence.
Utility grid is subject to the imbalance and distortion caused by unbalance and non-linear loads [12] [13] [14] . To overcome these challenges grid-connected inverters need to output unbalanced and distorted voltages. Photovoltaic (PV) inverters, for instance, output unbalanced and distorted three-phase voltages in order to inject a balanced three-phase current into the utility grid [15, 16] . Hence, similar harmonics need to appear in the output of the inverter. Recently, feedforward of grid phase voltage is used to suppress grid-connected inverter current distortion caused by the harmonics in grid voltage [16] [17] [18] [19] . It is well known that feedforward scheme necessitates be a wye connection at the grid side; and three voltage sensors are required in order to measure the grid distorted phase voltages. However, in applications with a delta connection, feedforward control may not serve because phase voltages are not measurable. On the other hand, under unbalanced, distorted conditions, online conversion of line-to-line values into phase values is a crucial task. Therefore the IZDPWM technique with in-phase transfer between inverter line voltages and original references is a promising modulator to implement feedforward control of the grid-connected inverters. Moreover, the measurement of disturbance in the line-to-line voltages' needs only two sensors; resulting in significant reduction in system cost and high reliability control. Hence, IZDPWM may extends the application of DPWM techniques to grid-connected inverters under balanced, unbalanced and distorted conditions. Specifically, this paper is an emphasis on IZDPWM principles that need to be well addressed. In the inverter standalone operation mode, IZDPWM is well analysed as an open-loop controller. The subsequent work in the future may include application of IZDPWM in closed-loop control of grid-connected inverters under balanced, unbalanced and distorted conditions. This paper briefly reviews advanced scalar PWM methods and investigates the prominent role of zero-sequence signal injection in improving the performance of VSIs. Then, IZDPWM is discussed in terms of operating principles and performance. Lastly, the simulation and experimental results are provided and discussed in details to validate the proposed modulation scheme.
Advanced scalar PWM methods
For the purpose of improving the performance of conventional sinusoidal PWM (SPWM), advanced scalar PWM methods are employed based on zero-sequence injection principle [1] . The block diagram of an advanced scalar PWM approach is shown in Fig. 2 .
In advanced scalar PWM methods, the zero-sequence signal v 0 is injected into the sinusoidal reference signals 
(1)
In particular, applications multicarrier waves (n c1 , n c2 and n c3 ) are employed instead of common triangular carrier [7, 20] . Despite the modulating signals, the inverter outputs are sinusoidal waveforms. Three-wire load configuration depicted in Fig. 3a helps to neutralise the injected zero-sequence signals. Therefore no undesired zero-sequence current is conducted. However, for four-wire load in Fig. 3b , the injection of zero-sequence signal creates a distorted phase voltages at the load side (n an , n bn and n cn ) and a specific current may flow through the fourth wire of the load. Zero-sequence signals are selected and implemented in the way that enhances the performance of VSI in terms of output voltage control linearity range, switching loss, high-frequency common-mode voltage (CMV) and the waveform quality [20] .
Increasing inverter output linearity range
The output of the inverter is controlled by the modulation index M i . The basic definition of M i is given in (4), where V 1 m-ph and V dc /2 are the peak values of the reference and triangular carrier signals, respectively
It is well known that conventional SPWM shows non-linear performance at M i > 1, since the magnitude of the modulating signal |v ma | is maintained higher than the magnitude of the carrier signal (|v ma | > V dc /2). To avoid the occurrence of over-modulation and make the modulating signals not to exceed the peak values of the carrier signals (|v ma | < V dc /2), a suitable zero-sequence signal need to be injected to the reference signals. The modified reference signals ensure the linear performance of the modulator at 1 < M i < 1.15. The third harmonic injection PWM (THIPWM) and the SVPWM are continuous scalar PWM methods that contribute all the ways in extending the output voltage linearity range. As shown in Fig. 4 , the zero-sequence of THIPWM is n 0 = 1/6sin(3ωet) [21] . And the minimum magnitude test is used to define the zero-sequence signals of SVPWM [11, 22] .
Decreasing switching losses
Besides increasing the inverter output linearity range, the injection of zero-sequence signals in DPWM methods significantly improve the efficiency of VSI. The un-switching intervals introduced using DPWM techniques clamp one of the three inverter legs. That implies no switching for the corresponding clamped switching devices. As a result, switching losses are substantially reduced [5, 9, 23] . Different DPWM strategies have been introduced in the literature with different clamping positions within a fundamental period [5] . For 2π/3 of the fundamental period, DPWMMAX and DPWMMIN clamp each of the three legs of the inverter to positive and negative dc link, respectively. The unequal power losses among the switching devices of each inverter leg categorise the two methods under asymmetrical DPWM modulators. In order to ensure equal distribution of power losses among the switching devices, DPWM0, DPWM1, DPWM2 and DPWM3, clamp each leg to the positive and the negative dc link for π/3. The zero-sequence signals of DPWM1 in Fig. 4 are obtained by employing the maximum magnitude test [19] . DPWM1 centres the non-switching periods for each phase leg symmetrically around the positive and negative peaks of its reference voltage. Such position is considered the most appropriate for resistive load because of the in phase condition of current and voltage. Moreover, this method does not switch the inverter at maximum current resulting in minimum switching losses. In general, a leg's non-switching period can be feasibly placed where the corresponding reference signal is maximum or minimum among the three-phase set. Moreover, to effectively decrease power losses, the clamped regions of the modulating signals need to be selected according to the load power factor. Therefore the clamped regions are placed in such a way that the switch remains on in the vicinity of the load current peaks [8] . Similar principles were adopted in GDPWM introduced by Hava et al. [5] , Nguyen et al. [6] and power losses were effectively reduced.
High-frequency CMV reduction
The CMV v cm of the three-phase three-wire wye-connected load defined in (5) leads to undesired leakage current [20] . The mitigation of CMV is getting more attention, especially in motor drive and transformer-less photovoltaic applications [7] 
Scalar PWM methods employing common carrier wave synthesise discontinuous output phase voltages v ao , v bo , v co from the dc-links voltages ±V dc /2. Such inverter outputs make CMV always existing with non-zero magnitude. Clamping the three-phases simultaneously to the same dc link makes the magnitude of the CMV |v cm | = V dc /2. However, v cm = ±V dc /6 is generated based on the other switching states [7] . In scalar PWM strategies, based on volt-second average principle the width of the active pulses is identified within the carrier cycle. The active pules may take different locations within the carrier cycle, according the carrier waveform. Therefore the volt-second average is maintained all time for different position of the active pules. Recently, PWM methods are developed based on interleaved multicarrier signals in order to limit CMV v cm to ±V dc /6. Active zero state PWM and near state PWM [7, 24] are employed in order to reduce high-frequency CMV (see Fig 4) .
Increasing waveform quality
Waveform quality of the VSI outputs that employ advanced scalar PWM modulators depend on many factors, such as switching frequency f s , modulation index M i , injected zero-sequence signal, carrier signal and characteristics of the utilised filter [11, 25] . The earlier mentioned THIPWM and SVPWM offer lower total harmonic distortion (THD) in comparison to the conventional SPWM [21, 22, 26, 27] .
Principle and realisation of the IZDPWM
The proposed IZDPWM uses line-to-line voltages (n ab , n bc and n ca ) defined in (6)- (8) as reference signals
where V 1 m-ll is the peak value of the line-to-line voltage. The block diagram of the proposed IZDPWM is depicted in Fig. 5 . Similar to conventional scalar PWM methods, the proposed IZDPWM employs per-carrier cycle volt-second balance principle. In other words, IZDPWM adopts the statement in (9), which is valid regardless the inverter topology and it is applicable for balanced, unbalanced and distorted conditions
According to (9), defining two line-to-line voltages of the inverter output is sufficient to attain the third one. Assuming leg 'b' is clamped to negative dc link and considered as modulator ground (MG), two PWM generators are required to control leg 'a' and leg 'c' to create the desired line-to-line voltages n ab and n cb (−n bc ), respectively. Consequently the third voltage n ca readily provided based on (9) . DPWM methods that use the dc-link midpoint (0) in Fig. 1 as MG create two voltage levels ±V dc /2 in the inverter output. Taking the zero crossing areas into consideration, when n ma = 0 for instance, the duty cycle of the gate signals of S 1 and S 4 is 1/2. Consequently, terminal 'a' is clamped to the positive (n a0 = V dc /2) and negative (n a0 = −V dc /2) dc links for equal periods of T s /2, where T s is the period of the triangular carrier signal. Therefore an average value of zero volt (n an = n a0 = 0) is seen in the output of the inverter. Considering the mentioned midpoint (0), the value V dc /2 with positive and negative polarities is achieved in the output of the inverter. Therefore the carrier and modulating signals are selected in a bipolar manner. However, the proposed modulation scheme uses the positive and negative dc links, alternately as MG whereas the modulating and carrier signals are determined in different ways.
Modulator grounds
The proposed IZDPWM may use the dc links as MG. The positive and negative dc links of the power circuit in Fig. 1 are accessed in six different ways through six semiconductor, switches S 1 -S 6 . Therefore the modulation technique considers six MGs MG 1 -MG 6 . For each clamping condition, the MG determinator in the block diagram in Fig. 5 determines the corresponding modulating ground MG. The selected MG is adopted for a specific duration within the fundamental cycle. IZDPWM is a modified DPWM method that uses line-to-line voltages instead of phase voltages as reference signals. Since the six MGs might be flexibly used, different methods are derived based on the proposed IZDPWM. To validate the new technique, IZDPWM0, IZDPWM1, IZDPWM2 and IZDPWM3 are derived and designed to have similar non-switching intervals as DPWM0, DPWM1, DPWM2 and DPWM3, respectively.
The π/6 phase-shift between the phase voltages and the line-to-line voltages has to be considered in order to have similar clamping intervals. For instance, in IZDPWM0 the MG and the clamped area are defined based on the maximum absolute magnitude of the three Fig. 6a , each MG i is maintained for π/3 of fundamental component. 
Modulating signals
IZDPWM is implemented based on six different MGs MG 1 -MG 6 . Table 1 defines the modulating signals n ma , n mb and n mc for each and every MG. The modulating signals are determined based on the line voltages ±n ab , ±n bc and ±n ca . As depicted in Fig. 6 , clamping one of inverter terminals to the positive dc link requires the other two modulating signals to be of negative amplitudes, and vice versa. The aforementioned principle has to be maintained to successfully execute the proposed method. For the sake of clarification, terminal 'b' is considered. Clamping terminal 'b' to negative dc link v mb = −V dc brings MG 6 to use. With a specific switching pattern, terminals 'a' and 'c' may access any of the dc links. In this case, the line-to-line instant voltages, v ab and v cb may take any of the two values 0 V and +V dc . Accordingly, the modulating signals v ma and v mc are positive, whereas v mb is negative ( −V dc ). However, MG 3 (v mb = V dc ) ensures that v ma and v mc remain negative throughout its duration.
Carrier signals
In order to maintain the intersection among the carrier and the modulating signals as illustrated in Fig. 6 , the proposed IZDPWM avoids bipolar triangular carrier waves. Positive carrier signals are used for MG2, MG 4 and MG 6 . However, MG 1 , MG 3 and MG 5 employ negative carrier signals. The carrier signal does not take positive and negative values within the same MG. In Fig. 6a , during MG 6 in IZDPWM0, v mb is clamped to the negative dc link while v ma and v mc are unclamped with a positive amplitude. Around the zero crossing of modulating signal v ma (v ab = 0 ), the comparator outputs a square wave with a duty cycle of 100% low and 0% high. Consequently, line 'a' is clamped to negative dc links for T s . Such condition results in the desired average value of v ab = 0. On the other hand, the carrier signal given in Fig. 6 holds the switch S 4 on for the entire T s . Hence, the average value of v ab = 0 per design is obtained.
Amplitude modulation index
Line-to-line voltages are taken as reference signals; therefore modulation index is expressed in different formulae that consider the line-to line values and the amplitude of the carrier signals
where
is the peak value of the reference signal and V dc is the peak value of the triangular carrier signal. The maximum output voltage V 1m-ll = V dc is attained within the preferred linearity range 0 ≤ M i ≤ 1 instead of 0 ≤ M i ≤ 1.15 which is misleading range for practicing engineers. 
Inverter output linearity range
To ensure the feasibility of the proposed modulation technique, IZDPWM was applied on a 2.4 kW three-phase, three-wire, two-level VSI, which is shown in Fig. 1 . The power circuit was simulated in MATLAB/Simulink power block set software, and its prototype was manufactured. Table 2 shows the specifications of the inverter and the power electronic devices. Also switching frequency is kept constant f s = 9 kHz throughout the test. Digital Signal Processor, DSP (TMS320F28335) was used to produce the switching signals for the inverter. The proposed algorithm was straightforward and simply implemented using mentioned controller, which involve a well-developed software programmable digital PWM unit [1]. Dead time was set to 0.2 μs for shoot-through protection. The carrier signal used in IZDPWM does not differ much from common bipolar triangular wave from the practical implementation point of view. The shifting or scaling on both carrier signal and modulating signal has no impact on the intended switching pattern. Enhanced PWM (EPWM) module of the DSP provides unipolar carrier wave bounded to the range of 0-1. Therefore both modulating signals of DPWM and IZDPWM have to be sketched properly within the mentioned range. The phase voltage n ao and the line-to-line voltage n ab , which are based on the implementation of IZDPWM0, are given in Fig. 7 . The modulation index provided in (10) is considered in the simulation and experimental studies. At M i = 1 with an input voltage V dc = 538 V, the phase and line fundamental components reached 310.6 and 538.3 V, respectively. Fig. 8a shows the line-to-line balanced voltages of the inverter load side. The linearity performance of IZDPWM0 is maintained, and it exhibited a negligible voltage drop in the power circuit at full load condition (2.4 kW). Simulation and experimental results clearly show the linearity performance of the IZDPWM0. Fig. 7a demonstrates the frequency spectrum of n ao . Some harmonics appear, such as the third harmonic component (64.6 V, 20.08% of the amplitude of fundamental component) and its odd multiples (9th, 15th, 21th etc.). The existence of those subcarrier harmonics in the phase voltage despite their absence in the reference signals indicates that the proposed modulation strategy is IZDPWM. These harmonic components were neutralised in the load side of the inverter. Furthermore, as shown in Fig. 7b , three-wire topology confirms the elimination of third harmonic component and its odd multiples.
Signal quality
IZDPWM0, IZDPWM1, IZDPWM2 and IZDPWM3 were compared with DPWM0, DPWM1, DPWM2, and DPWM3, respectively, in terms of THD of n ab at f s = 9 kHz. As depicted in Fig. 9 , the use of IZDPWM shows an appreciable output compared with DPWM at different modulation indices. However, higher THD was calculated for IZDPWM1 and IZDPWM3 compared with that for DPWM1 and DPWM3 within the narrow range of 0.8 < M i < 1. The THD measured from the experimental setup is given in Fig. 8 . THD = 0.24% was measured for n ab at M i = 1.
As shown in Fig. 9a , THD = 0.94% obtained from simulated work is not consistent with the experimentally found value. Such dissimilarity is attributed to the power analyser's resolution (bandwidth: 0.0-10.6 kHz), which prevents accurate measurement of high frequency components.
The better result in terms of THD in the proposed IZDPWM is attributed to the modulating and carrier signals that were employed. As shown in Fig. 10 , different switching patterns provide the same line-to-line value n ab at M i = 0.8 and f s = 900 Hz. The new proposed method is straightforward to implement with in-phase transfer between line voltages and the original references. However, the original reference signal of DPWM needs to be shifted by −π/6. The THD of n ab employed DPWM0 and IZDPWM0 is 128 and 115%, respectively.
Unbalanced and distorted conditions
As mentioned earlier, the principle of IZDPWM states that for a specific clamped modulating signal, the other two unclamped modulating signals need to be in the opposite polarity. This principle may not apply in generalised unbalanced and distorted conditions. However, IZDPWM0 is the best candidate for dealing with generic unbalanced and distorted conditions because it clamps the biggest reference The inverter was supplied with V dc = 310 V. For any two adjacent unbalanced line-to-line voltages, the phase shift is not maintained at 2π/3. Clamping duration is proportional to line voltage amplitude. For instance, Fig. 11a shows that the lowest amplitude n ab leads to clamping leg 'a' for the shortest duration. In other words, the modulating signal n ma is clamped for less than 2*π/3 durations. Despite the sufficiently unbalanced condition, IZDPWM0 manages to linearly copy the reference signals as given in Figs. 11b and 8b .
To experimentally test and ensure the performance of IZDPWM0 under a distorted condition, the distorted line-to-line reference signals are considered as given in (11)- (13) and depicted in Fig. 12a . Based on the distorted reference signals of THD = 7.45% in Fig. 12a , an output of THD = 8% is attained, as depicted in Fig. 8c . As shown in Figs. 12b and 8c , the harmonic components injected into the original (see [11] [12] [13] reference signals appear exactly in inverter line voltages. Moreover, the shapes of the outputted waveforms are consistent with the distorted reference signals depicted in Fig. 8c. 
Efficiency
In general, two types of semiconductor losses occur in the VSIs. Conduction loss is because of the voltage drop across the active semiconductor device when conducting current. The conduction loss is almost the same for two counterparts (DPWM, IZDPWM) because of similar clamping periods. The switching loss occurs at each current commutation of the device and is strongly related to the switching frequency. In addition, the signal quality depends on the switching frequency. To demonstrate the potential advantages of the proposed method, the inverter was modulated to produce an output signal of a specific quality (THD) by varying the switching frequency with the use of two different methods, namely, DPWM0 and IZDPWM0. As depicted in Fig. 13 the THD of the output of the inverter that used IZDPWM0 at 3.63 kHz is closest to the THD of the output of the inverter that used DPWM0 at 9 kHz. Switching losses are proportional to the switching frequency. v ab = 218 sin v e t + 0.06 sin 5v e t + p/6 + 0.04 sin 7v e t + p/6 + 0.02 sin 11v e t + p/6
v bc = 218 sin v e t − 2p/3 + 0.06 sin 5v e t − p/2 + 0.04 sin 7v e t − p/2 + 0.02 sin 11v e t − p/2
v ca = 218 sin v e t + 2p/3 + 0.06 sin 5v e t + p/2 + 0.04 sin 7v e t + p/2 + 0.02 sin 11v e t + p/2
Therefore, IZDPWM0 produced an appreciable output with reduced f s . Hence, using IZDPWM0 at lower switching frequency results in higher inverter efficiency.
Comparison of the proposed modulator with other counterpart
DPWM and IZDPWM clamp the modulating signals with the dc links, therefore it is possible to obtain a line-to-line output voltage that is 15% greater than that achieved when a pure sinusoidal modulating signal is implemented. The method switches the inverter to output an AC voltage of an amplitude equal to the DC supply. As a result the linearity range is significantly extended using both modulators. Comparing to DPWM methods, IZDPWM improved the output profile of the inverter since it contributed in reducing the THD of output voltage specifically in the modulation range of 0 < M i < 0.8. Such improvement in the THD as illustrated in Fig. 9 is attributed to the deployed modulating and carrier signals. In unbalanced and distorted conditions, both methods can be used to generate the desired output. However, in applications such as closed-loop controlled grid-connected inverters, DPWM techniques may not serve in delta topology. In contrast IZDPWM can take place in either wye or delta configurations. Discontinuous switching patterns in DPWM and IZDPWM methods considerably minimise switching losses. Furthermore, as depicted in Fig. 13 , IZDPWM method is more advantageous since it provides the outputs that meet the harmonic limits presented in the IEEE standards at a lower switching frequency; that implies a lower power loss that leads to better efficiency. In Table 3 , the proposed scalar modulator IZDPWM is compared with DPWM modulator in terms of methodology; the advantages and disadvantages are clearly addressed.
Conclusion
A new scalar IZDPWM for two-level, three-wire voltage source inverters was introduced. IZDPWM is the first scalar PWM method that directly uses line-to-line voltages as reference signals instead of phase voltages. Therefore by considering the line values, IZDPWM is implemented differently from all existing scalar PWM methods that take the phase values as reference signals. The injection of zero-sequence is necessitated in advanced scalar PWM methods for the sake of extending the inverter output voltage control linearity range, improving the waveform quality, decreasing the switching losses. The mentioned merits are realised in IZDPWM with no zero-sequence signals injected in the three reference line-to-line voltages. The proposed scheme was successfully implemented on three-phase, three-wire two-level voltage source inverter. Moreover, the proposed IZDPWM gave an appreciable output in balanced, unbalanced and distorted conditions which might be experienced in many applications. 
